Processing Instruction - PDFSEARCH.IO - Document Search Engine

Processing Instruction
Results: 1077

#	Item
571	Improving Memory Latency Aware Fetch Policies for SMT Processors Francisco J. Cazorla1 , Enrique Fernandez2 , Alex Ram´ırez1 , and Mateo Valero1 1 2 Add to Reading List Source URL: personals.ac.upc.edu Language: English - Date: 2005-05-12 12:36:37 Central processing unit Microprocessors Parallel computing Threads CPU cache Multithreading Instruction-level parallelism Branch predictor Multi-core processor Computing Computer architecture Computer hardware
572	6JSC/ALA/18/ACOC response September 7, 2012 Page 1 of 1 `To: Add to Reading List Source URL: www.rda-jsc.org Language: English - Date: 2012-09-18 17:25:55 Central processing unit Instruction set
573	6JSC/BL/14/rev/ALA response September 20, 2013 page 1 of 2 To: Add to Reading List Source URL: www.rda-jsc.org Language: English - Date: 2013-10-01 00:48:22 Central processing unit Instruction set
574	Actual size 241 μm x 523 μm OVERVIEW FEATURES Add to Reading List Source URL: www.greenarraychips.com Language: English - Date: 2011-04-12 17:22:06 Computing Central processing unit Input/output Memory-mapped I/O Instruction set Stack machines Instruction set architectures TMS320C4x Intel MCS-51 Computer hardware Computer architecture Microcontrollers
575	Exploiting SIMD Instructions Felix von Leitner CCC Berlin [removed] August 2003 Abstract Add to Reading List Source URL: www.fefe.de Language: English - Date: 2003-08-09 07:30:57 Parallel computing Classes of computers Central processing unit X86 instructions SIMD X86 MMX Instruction set DEC Alpha Computer architecture Computing Instruction set architectures
576	8/16-bit XMEGA A1 Microcontroller ATxmega128A1 / ATxmega64A1 Not recommended for new designs - Preliminary Add to Reading List Source URL: www.atmel.com Language: English - Date: 2014-10-13 09:34:07 Electronic engineering Central processing unit Embedded systems Instruction set architectures Atmel AVR Norwegian Institute of Technology Joint Test Action Group CPU design Instruction set Computer architecture Microcontrollers Computer hardware
577	nuss_buildp_build_cortex_a82.10344_cortex_a8_trmphics_to_timing_diagram_conventions.svg Add to Reading List Source URL: infocenter.arm.com Language: English Central processing unit Instruction set architectures Debugging Programming idioms ARM architecture X86 debug register SIMD Debug Processor register Computing Computer programming Computer architecture
578	The Impact of Communication Style on Machine Resource Usage for the iWarp Parallel Processor T. Gross, A. Hasegawa, S. Hinrichs, D. O’Hallaron, and T. Stricker November, 1992 CMU-CS[removed] Add to Reading List Source URL: www.cs.inf.ethz.ch Language: English - Date: 1997-01-16 13:50:32 Central processing unit Computer architecture IWarp WARP Microprocessors Instruction set CPU cache Process Microarchitecture Computing Parallel computing Supercomputers
579	64bit SMP NetBSD OS Porting for TILE-Gx VLIW Many-Core Processor Toru Nishimura Sanctum Networks, Pvt. Ltd. [removed] Add to Reading List Source URL: 2013.asiabsdcon.org Language: English - Date: 2014-01-03 03:46:16 Microprocessors Central processing unit Parallel computing Instruction set architectures Computer memory TILE64 CPU cache TILE-Gx Thread Computer architecture Computer hardware Computing
580	Tip: SAX and document order A practical application of document order indexing in a searchengine application Howard Katz ([removed]) Proprietor Fatdog Software Add to Reading List Source URL: www.ibm.com Language: English - Date: 2013-09-19 21:30:40 Markup languages Functional languages Technical communication Application programming interfaces XSLT XQuery XPath Document Object Model Processing Instruction Computing Web standards XML

UPDATE